Networks on Chips,
Edition 1 Technology and ToolsEditors: By Giovanni De Micheli and Luca Benini
Publication Date:
20 Jul 2006
Ways Of Reading
-
This e-publication is accessible to the full extent that the file format and types of content allow, on a specific reading device, by default, without necessarily including any additions such as textual descriptions of images or enhanced navigation.
Navigation
-
The contents of the PDF have been tagged to permit access by assistive technologies as per PDF-UA-1 standard.
-
Page breaks included from the original print source
Additional Accessibility Information
-
All (or substantially all) textual matter is arranged in a single logical reading order (including text that is visually presented as separate from the main text flow, e.g., in boxouts, captions, tables, footnotes, endnotes, citations, etc.). Non-textual content is also linked from within this logical reading order. (Purely decorative non-text content can be ignored).
-
The language of the text has been specified (e.g., via the HTML or XML lang attribute) to optimise text-to-speech (and other alternative renderings), both at the whole document level and, where appropriate, for individual words, phrases or passages in a different language.
Conformance
-
The publication was certified on 20250728
-
Accessibility addendum
-
For detailed accessibility information, see Elsevier’s website at https://www.elsevier.com/about/accessibility
-
For queries regarding accessibility information, contact [email protected]
Note
-
This product relies on 3rd party tooling which may impact the accessibility features visible in inspection copies. All accessibility features mentioned would be present in the purchased version of the title.
Description
The design of today's semiconductor chips for various applications, such as telecommunications, poses various challenges due to the complexity of these systems. These highly complex systems-on-chips demand new approaches to connect and manage the communication between on-chip processing and storage components and networks on chips (NoCs) provide a powerful solution.This book is the first to provide a unified overview of NoC technology. It includes in-depth analysis of all the on-chip communication challenges, from physical wiring implementation up to software architecture, and a complete classification of their various Network-on-Chip approaches and solutions.
Key Features
* Leading-edge research from world-renowned experts in academia and industry with state-of-the-art technology implementations/trends* An integrated presentation not currently available in any other book
* A thorough introduction to current design methodologies and chips designed with NoCs
About the author
By Giovanni De Micheli, École Polytechnique Fédérale de Lausanne, Switzerland.; and Luca Benini, University of Bologna, Italy.
I. Introduction and Motivation
Why on chip networks?
State of the art
Taxonomy
Technology trends
II. Architectures for NoCs
Direct vs indirect networks
Topologies
Standard architectures and formal properties
Ad hoc networks
III. Physical network layer
Wiring issues
Physical routing
Signalling
Driver/receiver design
Noise immunity
Shielding
IV. Data-link layer and encoding
Medium access control
Data encoding
Error correcting codes: theory and practice
Arbitration issues
V. Switching and Routing in NoCs
Packets, flits.
Data forwarding schemes
Routing: algorithms and routers
QoS guarantees
VI. Software for NoCs
Programming paradigms: shared medium vs message passing
Middleware issues. layering and software encapsulation
Application layer issue and network-aware compilation
VII. Tools for NoC Design
Analysis and Synthesis of NoCs
Present tools (Bones, Xpipes) and future outlook
VIII. On-Chip multiprocessors
High-performance monolithic multiprocessors
Network issues
IX. SoCs based on NoCs
Examples of other design chips using NoCs
Why on chip networks?
State of the art
Taxonomy
Technology trends
II. Architectures for NoCs
Direct vs indirect networks
Topologies
Standard architectures and formal properties
Ad hoc networks
III. Physical network layer
Wiring issues
Physical routing
Signalling
Driver/receiver design
Noise immunity
Shielding
IV. Data-link layer and encoding
Medium access control
Data encoding
Error correcting codes: theory and practice
Arbitration issues
V. Switching and Routing in NoCs
Packets, flits.
Data forwarding schemes
Routing: algorithms and routers
QoS guarantees
VI. Software for NoCs
Programming paradigms: shared medium vs message passing
Middleware issues. layering and software encapsulation
Application layer issue and network-aware compilation
VII. Tools for NoC Design
Analysis and Synthesis of NoCs
Present tools (Bones, Xpipes) and future outlook
VIII. On-Chip multiprocessors
High-performance monolithic multiprocessors
Network issues
IX. SoCs based on NoCs
Examples of other design chips using NoCs
Title Reviews
“The design of a complex SoC requires the mastering of two major tasks: The design of the computational elements and of their interconnect. The exponentially increasing complexity and heterogeneity of future SoCs forces the designer to abandon traditional bus -based structures and to implement innovative networks-on-chip. This book, written by two leading researchers, is the first of its kind. It is a must on the bookshelf of anybody having an interest in SoC design.¿ — Heinrich Meyr, Professor RWTH Aachen University and Chief Scientific officer, CoWare, Inc.
“This is a highly recommended, informative reference book, with high quality contents provided by the leading experts of the area.¿ — Professor Bashir M. Al-Hashimi, Electronic Systems Design Group, Department of Electronics and Computer Science, University of Southampton, UK
“An in-depth analysis of all the on-chip communication challenges, from physical wiring implementation up to software architecture, and a complete classification of their various Network-on-Chip approaches and solutions, make this book a reference for engineers involved in specification, design or evaluation of NoC architectures.¿ —Philippe Martin, Product Marketing Director, Arteris
“Designers of Systems-on-a-Chip (SoC) are now struggling with the uncertainty of deep submicron devices and an explosion of system complexity. Networks on Chip (NoC) is a new paradigm of SoC design at the system architecture level. A protocol stack of NoC introduced in this book shows a global solution to manage the complicated design problems of SoC. This book gives a clear and systematic methodology of NoC design and will release designers from the nightmare of fights against signal integrity, reliability and variability.¿ — Hiroto Yasuura, Director and Professor, System LSI Research Center (SLRC), Kyushu University, Fukuoka, Japan
“This is a highly recommended, informative reference book, with high quality contents provided by the leading experts of the area.¿ — Professor Bashir M. Al-Hashimi, Electronic Systems Design Group, Department of Electronics and Computer Science, University of Southampton, UK
“An in-depth analysis of all the on-chip communication challenges, from physical wiring implementation up to software architecture, and a complete classification of their various Network-on-Chip approaches and solutions, make this book a reference for engineers involved in specification, design or evaluation of NoC architectures.¿ —Philippe Martin, Product Marketing Director, Arteris
“Designers of Systems-on-a-Chip (SoC) are now struggling with the uncertainty of deep submicron devices and an explosion of system complexity. Networks on Chip (NoC) is a new paradigm of SoC design at the system architecture level. A protocol stack of NoC introduced in this book shows a global solution to manage the complicated design problems of SoC. This book gives a clear and systematic methodology of NoC design and will release designers from the nightmare of fights against signal integrity, reliability and variability.¿ — Hiroto Yasuura, Director and Professor, System LSI Research Center (SLRC), Kyushu University, Fukuoka, Japan
ISBN:
9780123705211
Page Count:
408
Retail Price (USD)
:
Dally/Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, 2004, 550pp., ISBN: 0122007514, $59.95,
Primary: Researchers/Practitioners in Multiprocessor Systems on Chips; Networks on Chips. VLSI design companies (ST Microelectronics, Arteris, etc.) involved currently with implementing NoCs on silicon.
Secondary: Graduate-level courses in System on Chip design.
Secondary: Graduate-level courses in System on Chip design.